

What is claimed is:

1       1. A chip carrier comprising:

2               a first conductive layer having at least one signal track  
3               and at least one contact area, said contact area being  
4               electrically connected to said signal track and adapted for  
5               transmitting a high-frequency signal; and

6               a reference structure including a first conductive  
7               reference track insulated and spaced from said first  
8               conductive layer, said first conductive reference track having  
9               a first portion and a second portion spacedly positioned from  
10               said first portion, and a second conductive reference track  
11               insulated from said first conductive layer and said first  
12               conductive reference track, a portion of said second  
13               conductive reference track spaced between said first  
14               conductive layer and said first conductive reference track,  
15               said signal track substantially overlying said portion of said  
16               second conductive reference track, and said contact area  
17               substantially overlying said first portion of said first  
18               conductive reference track, said signal track being  
19               electrically shielded by said reference structure.

1       2. The chip carrier according to claim 1, wherein said at  
2               least one contact area includes a solder bump positioned  
3               thereon.

1       3. The chip carrier according to claim 1, wherein said at  
2       least one contact area shadows only said first portion of said  
3       first conductive reference track.

1       4. The chip carrier according to claim 1, wherein said first  
2       conductive reference track comprises a ground plane.

1       5. The chip carrier according to claim 1, wherein said  
2       second conductive reference track comprises a ground plane.

1       6. The chip carrier according to claim 1, further including  
2       a second conductive layer positioned between said portion of  
3       said second conductive reference track and said second portion  
4       of said first conductive reference track, said portion of said  
5       second conductive reference track including an end surface and  
6       said second conductive layer including an end surface, wherein  
7       a line drawn between said end surfaces forms an acute angle  
8       with said portion of said second conductive reference track.

1       7. The chip carrier according to claim 6, wherein said  
2       second conductive layer comprises a power plane.

1       8. The chip carrier according to claim 6, wherein said acute  
2       angle is about 30° to about 60°.

1       9. The chip carrier according to claim 8, wherein said acute  
2       angle is about 45°.

1       10. The chip carrier according to claim 6, wherein said  
2       portion of said second conductive reference track  
3       substantially shadows said second portion of said first  
4       conductive reference track and said second conductive layer.

1       11. The chip carrier according to claim 1, wherein said first  
2       conductive layer further includes at least two substantially  
3       co-planar electrically conductive tracks, said signal track  
4       being positioned between said at least two substantially co-  
5       planar electrically conductive tracks, said first conductive  
6       layer further including two contact areas other than said at  
7       least one contact area, each of said two contact areas  
8       electrically coupled to a respective one of said substantially  
9       co-planar electrically conductive tracks.

1       12. The chip carrier according to claim 11, further including  
2       a conductive via, said conductive via electrically connecting  
3       one of said at least two co-planar tracks to said first  
4       portion of said first conductive reference track and to said  
5       portion of said second conductive reference track.

1       13. An electronic package comprising:

2            a chip carrier including a first conductive layer having  
3       at least one signal track and at least one contact area, said

4 contact area being electrically connected to said signal track  
5 and adapted for transmitting a high-frequency signal, said  
6 chip carrier further including a reference structure including  
7 a first conductive reference track insulated and spaced from  
8 said first conductive layer, said first conductive reference  
9 track having a first portion and a second portion spacedly  
10 positioned from said first portion, and a second conductive  
11 reference track insulated from said first conductive layer and  
12 said first conductive reference track, a portion of said  
13 second conductive reference track spaced between said first  
14 conductive layer and said first conductive reference track,  
15 said signal track substantially overlying said portion of said  
16 second conductive reference track, and said contact area  
17 substantially overlying said first portion of said first  
18 conductive reference track, said signal track being  
19 electrically shielded by said reference structure; and

20 a semiconductor chip positioned on said chip carrier and  
21 having at least one terminal electrically interconnected to  
22 said at least one contact area.

1 14. The chip carrier according to claim 13, wherein said at  
2 least one contact area shadows only said first portion of said  
3 first conductive reference track.

1 15. The electronic package of claim 13, further including at  
2 least one wire bond, said wire bond electrically coupling said  
3 at least one terminal to said at least one contact area.

1 16. The electronic package of claim 13, wherein said chip  
2 carrier further includes a heat sink having a first surface  
3 and at least one sidewall therein, said first surface of said  
4 heat sink and said side wall defining a cavity within said  
5 chip carrier, said semiconductor chip positioned on said  
6 surface of said heatsink in said cavity.

1 17. The electronic package according to claim 13, further  
2 including a second conductive layer positioned between said  
3 portion of said second conductive reference track and said  
4 portion of said first conductive reference track, said  
5 portion of said second conductive reference track including an  
6 end surface and said second conductive layer including an end  
7 surface, wherein a line drawn between said end surfaces forms  
8 an acute angle with said portion of said second conductive  
9 reference track.

1 18. The electronic package according to claim 17, wherein  
2 said acute angle is about 30° to about 60°.

1 19. The electronic package according to claim 18, wherein  
2 said acute angle is about 45°.

1 20. The electronic package according to claim 17, wherein  
2 said portion of said second conductive reference track  
3 substantially shadows said second portion of said first  
4 conductive reference track and said second conductive layer.